

TS-3Z-DIO

This board has 5 isolated islands

Two groups of 8 isolated Inputs 0-30V (16 total)

Two groups of 8 isolated Outputs 0-30V, 2A (16 total)

One group of 4 isolated Analog Inputs 0-32V

All groups are isolated from each other

and from the TS-7250-V2 SBC

BOM Issues


R70-R86 (60.4K) are not populated

These are PU on the Inputs 0-15





R43 and R44 not populated (only needed if using PU)

Technologic Systems	Date	June 15, 2015
Title: TS-3Z-DIO		
Rev: P1	Designer	RLM
Sheet		1 of 13



Linear 3.3V Reg.



Red/Green LEDs



LED Drivers




400 Hz
1 of 4 true

Technologic Systems	Date June 15, 2015
Title: TS-3Z-DIO LEDs	
Rev: P1	Designer RLM Sheet 2 of 13

Phase_0# and Phase_1# must be non-overlapping active high 51% low; 49% high duty cycle and nominal 250 KHz 40 ns both off (low) at edges


Isolated Power




8 bit Shift Reg.
Outputs 0-7

Phase_0# and Phase_1# must be non-overlapping active high
 51% low; 49% high duty cycle
 and nominal 250 KHz
 40 ns both off (low) at edges

Isolated Power




8 bit Shift Reg.
 Outputs 8-15




Dig. Outputs (30V Open Drain)

2A sink for each Output


0




1




2




3




4




5



6




7




Dig. Outputs (30V Open Drain)

2A sink for each Output


8




9




10




11




12




13



14



15





Technologic Systems	Date	June 15, 2015
Title: TS-3Z-DIO Isolated Outputs 8-15		
Rev: P1	Designer	RLM
		Sheet 6 of 13

Phase_0# and Phase_1# must be non-overlapping active high
 51% low; 49% high duty cycle
 and nominal 250 KHz
 40 ns both off (low) at edges

Isolated Power

Read MUX

Read Data 0-7




Phase_0# and Phase_1# must be non-overlapping active high 51% low; 49% high duty cycle and nominal 250 KHz 40 ns both off (low) at edges

Isolated Power

Read MUX


Read Data 8-15




Dig. Inputs

0-30V range, 6V typ Threshold


8




9




10




11




12






13



14



15




Phase_0# and Phase_1# must be non-overlapping active high 51% low; 49% high duty cycle and nominal 250 KHz 40 ns both off (low) at edges

Isolated Power


Analog Channels 0-3

0-30V range or 4-20 mA



TS-8100 uses this ADC chip



16-bit A/D




ADC notes
 Input Impedance = 28 Kohm
 45 Hz bandwidth
 4 ms Time Con.

Technologic Systems		Date June 15, 2015	
Title: TS-3Z-DIO Isolated Analog Inputs 0-3			
Rev: P1	Designer	Sheet 11 of 13	


500 KHz Buffer



PC/104 Bus Connector




Status - Power




Technologic Systems	Date	June 15, 2015
Title: TS-3Z-DIO PC/104 bus and Misc.		
Rev: P1	Designer	Sheet 12 of 13


4 x 10 and 1 x 6 Screw Term. Connectors




Outputs 0-7



Outputs 8-15




Inputs 0-7





Inputs 8-15

Analog 0-3



8-28 VDC
Power Input



Technologic Systems	Date	June 15, 2015
Title: TS-3Z-DIO Screw term. Conn.		
Rev: P1	Designer	Sheet 13 of 13