



CPU



Ref. Design uses PC1 as clock to DAC


CPU_RESET# is bi-directional and can be programmed to cause interrupt instead of reset

WAKE_UP Ref. Design has 100K PU to 1.0V and sw. to GND


JTAG_SEL
1 = Boundary Scan
0 = CPU ICE mode

Strap Options

BMS = "1" --> Boot from Internal ROM
TST = "1" --> Factory Test Mode
OSC_SEL = "0" --> Use internal RC Oscillator



128 MB RAM



Logic Levels in this "Gate" are all 0 to 1.8V

No Connections

1.8V Logic Levels

A3P125 has:
 3000 Tiles (about 1200 LUTs)
 4 Kbytes total of Block RAM
 97 I/O with 144 pin package
 "true instant ON"
 Input PLL clock = 1.5 MHz min

FPGA

Warning: MUX_AD00 thru AD07 is used by NAND Flash

Devices connected to this bus must never drive it when BUS_RD# is deasserted (must be off within 30 nS of deassertion)

Devices must pull the BUS_WAIT# line low if they need more than 150 nS strobe

FPGA_CLK = CPU Timer Out

DIO_09 = Push_switch

When SYSTEM_RESET# asserted, then set these as follows:

Asserted:
 OFF_BD_RST#
 EN_SDCARD_PWR#
 RED_LED#
 GREEN_LED#


Deasserted:
 EN_ETH_PWR#
 REBOOT
 NVRAM_CS
 NAND_CS#

When SYSTEM_RESET# deasserted, Latch BUS_ALE# and BUS_RD# into a register

Boot Straps

Mode 2	Boots from
1	NAND Flash
0	SD Card


BUS_ALE# = MODE1
 BUS_RD# = MODE2




To CPU
 Address/Data Bus

Inputs with 1.8V rail have diode clamp to 1.8V



REBOOT high causes all power rails to go low for 200 mS




FPGA




3.3V Supply




1.8V Supply




1.5V Supply



1.0V Supply




POR




Technologic Systems	Date Oct. 19, 2011
Title: TS-4200 Power Supplies and POR	
Rev: D	Designer RLM Sheet 4 of 7


10/100 Ethernet




512 MB or 2 GB NAND Flash





Temp Sensor



8K Byte NVRAM




64KB Serial Boot Flash




Boot using SPI0 Port

Micro SD Card Socket



Time constant
= 47 mS

RTC



Technologic Systems	Date Oct. 19, 2011
Title: TS-4200 Flash, NVRAM, RTC, Boot Flash	
Rev: D	Designer
Sheet 6 of 7	

Two 100-pin Off-board Connectors

All signals driving DIO on CN1 & CN2 must be powered by the 3.3V on CN2, or remain at 0V until the CN2 3.3V rail is > 3.0V

"POWER" pins supply all power to the module
Apply 3.6V to 5.5V to these pins

Current drain is 50mA to 400 mA

EXT_RESET# is an Input
used to reboot the CPU

CN2 pin 27 should be connected
to CN2 pin 33 on the base board

OFF_BD_RESET# is an Output
used to reset all peripherals

POWER_FAIL# must
not be driven high


SD Card
SD card signals on connector
are wired in parallel with
SD card socket. Only one
can be populated with SD card

3.3V max load is 300 mA

Maximum off-board load
on 1.8V, 1.5V and
1.0V pins is 10 mA each

Max. load on JTAG_Vcc
(CN2-79) is 20 mA

These DIO have 1.8V levels
PC4, PC5, PC6
PC7, PC8, PC9
PC10, PC13, PC14
All other DIO uses 3.3V levels



Boot Strap

Mode 2	Boots from
1	NAND Flash
0	SD Card

BUS_DIR = MODE2

MODE1 and MODE2 states are latched prior to OFF_BD_RESET# deasserted

MODE1 and MODE2 have PU resistors

Use 1.5K ohm resistor to "OFF_BD_RESET#" to set Mode pins "low"

Devices connected to this bus must never drive it when BUS_CS# is deasserted (must be off within 30 nS of deassertion)

Devices must pull the BUS_WAIT# line low if they need more than 150 nS strobe

The data bus can not have more than 30 pF of off-board capacitive loading
May need data buffer chip for heavy loads

If Bus is not needed, the following can be changed to DIO:
- Bus Control signals
- MUX_AD08 thru 15

Bus cycles use 11 address lines AD0 thru AD10
This provides 1K address space for 8-bit bus cycles (000-3FF) and 1K for 16-bit cycles (400-7FF)

BUS_ALE# = Address Latch Enable
BUS_BHE# = Byte High Enable (for 16-bit cycles)