

To  
10/100 Ethernet  
Transformer

### Reset Latch

TI = DCK suffix  
NXP = GW suffix  
Fair = NC7SZ175P6  
Fairchild is cheapest

### POR

Technologic Systems	Date March 10, 2010
Title: TS-4500 CPU, Ethernet, POR	
Rev:	Designer
Sheet 1 of 5	

# FPGA with 5000 LUTs


XP2-5 has:  
 5K LUTS 2 PLLs  
 9 blocks of 1Kx18 Block RAM  
 12 18x18 Multipliers  
 100 I/O with 144 pin package  
 "instant ON" = about 1.5 mS  
 input PLL clock = 10 MHz min

## Boot Straps

Mode 2	Boots from
1	NAND Flash
0	SD Card

MODE1 and MODE2 states and Board ID bits are latched prior to UN\_RESET# pulsed

MODE1 and MODE2 have PU resistors



LED0 shows both Activity and Link

UN-RESET rising edge, deasserts CPU Reset (Must be careful at start up) It has a PD resistor -- always idle low  
 EN\_SD\_POWER should initialize high


During JTAG Flash programming the PROGRAM# pin should be high else it can inhibit Flash --> SRAM  
 DONE likewise must be high These do have weak PU resistors

Set CONFIG\_MODE to NONE This allows all pins to be used  
 Pull-up and pull-down resistors are 6 to 30K ohms


PROGRAM#, DONE, and INIT# are dedicated configuration pins when CFG0 is low. When CFG0 is high they are "general purpose I/O"  
 Page 4 of TN1141

Page 37 of Data Sheet (Hot Socketing)  
 Power Supplies can be sequenced in any order but must be monotonic  
 All I/O lines are tri-stated during power cycling

# Micro SD Card Socket




# 64 Mbyte DDR1 SDRAM




# 512 Mbyte or 2GB



## NAND Flash




## RTC




# 3.3V Power Supply




# 1.2V Regulator




# Temp Sensor



# 1.8V Regulator



# 2.5V Regulator



# Two 100-pin Off-board Connectors

"POWER" pins supply all power to the module  
Apply 3.8V to 5.5V to these pins

Current drain is approximately 400 mA  
(less than 2 Watts)

EXT\_RESET# is an Input  
used to reboot the CPU

Do not drive active high  
(use open drain)

All DIO use 3.3V levels  
Do not drive higher than 3.5V !

All signals driving DIO on CN1 & CN2 must be powered by the 3.3V on CN2, or remain at 0V until the CN2 3.3V rail is > 3.0V

OFF\_BD\_RESET# is an Output  
used to reset all peripherals

SD card signals on connector  
are wired in parallel with  
SD card socket. Only one  
can be populated with SD card

Maximum load on the 3.3V  
power rail is 300 mA  
This is CN2 pin 39

Max. off-board load  
on 2.5V, 1.8V, 1.2V  
pins is 10 mA each

Do not put any load on  
CN2 pin 79 -- reserved  
for CPU JTAG only



CAN port and all UARTs  
can all be changed  
to simple DIO lines

DIO\_20, DIO\_21, DIO\_50  
and DIO\_51 have a 2K  
ohm resistor to GND  
(initializes to a logic "0")

DIO\_36 = UART0\_TXD  
DIO\_37 = UART0\_RXD  
DIO\_38 = UART1\_TXD  
DIO\_39 = UART1\_RXD  
  
DIO\_22 = UART2\_TXD  
DIO\_44 = UART2\_RXD  
DIO\_45 = UART3\_TXD  
DIO\_46 = UART3\_RXD  
  
DIO\_47 = UART4\_TXD  
DIO\_40 = UART4\_RXD  
DIO\_41 = UART5\_TXD  
DIO\_42 = UART5\_RXD

Left

Right



## Boot Straps

Mode 2	Boots from
1	NAND Flash
0	SD Card

DIO\_26 = MODE1  
DIO\_25 = MODE2

On some other modules, there is a 16-bit bus for static memory type devices. But the TS-4500 does not support this functionality

The TS-4500 uses these "Bus signals" as DIO only.

MODE1 and MODE2 states are latched prior to OFF\_BD\_RESET# deasserted

MODE1 and MODE2 have PU resistors

Connect a 1.5K ohm resistor from DIO\_25 to OFF\_BD\_RESET# to boot from SD card