

# Documentation

## Changes from Rev.B to Rev.C

Removed two DDR2 x8 RAMs (Comm Temp)

Added one DDR3 x16 RAM (Comm Temp)

Changed RAM 1.8V power supply

from 1.8V to 1.5V

and used Marvell switching reg.

Added Termination power rail (U17)

and termination resistors

## TS-4700 Rev.C BOMs

There are two BOM types:

One with a 5K LUT FPGA TSPN 35-3100-9

One with a 8K LUT FPGA TSPN 35-6142-7


OPT1 = UT-4700-256-256XF is 5K LUT

Opt2 = UT-4700-256-256XF-8K = 8K LUT


R56 not populated on any BOM

# PXA166 800 MHz CPU


## LCD




## USB Ports




## I2S




## SMC Bus



## Control




## Camera




# DDR3 SDRAM

## 256 MB x 16




Technologic Systems	Date Dec. 30, 2015
Title: TS-4700 DDR3 RAM	
Rev: C	Designer
Sheet 4 of 11	

# DDR3 RAM Termination Power Supply





# Termination Resistors



# 10/100 Ethernet


## CPU




# FPGA with 5000 LUTs

## Boot Strap


Mode 2	TS-4700 Boots from
1	NAND Flash
0	SD Card




## USB Power



## Reset Latch




## FPGA 1.2V Reg.



# #1 3.3V Power Supply


up to 2000 mA

# POWER




## #2


### Analog 1.8V Regulator



## #3 CPU Core Supply








## #4 DDR3 1.5V Reg.




Technologic Systems	Date Dec. 30, 2015
Title: TS-4700 Power Supplies	
Rev: C	Designer
Sheet 8 of 11	


# CPU Power



## CPU




## CPU







# Micro SD Card Socket




# RTC



# Temp Sensor




# CPU UART 1



(Console)

# 512 Mbyte NAND Flash



Technologic Systems	Date Dec. 30, 2015
Title: TS-4700 SD card, NAND, RTC	
Rev: C	Designer
Sheet 10 of 11	

# Two 100-pin Off-board Connectors

"POWER" pins supply all power to the module  
Apply 4.5V to 5.5V to these pins

Current drain is approximately 400 mA


EXT\_RESET# is an Input  
used to reboot the CPU

Do not drive active high  
(use open drain)

⚠ All signals driving DIO on CN1 & CN2 must be powered by the 3.3V on CN2, or remain at 0V until the CN2 3.3V rail is > 3.0V

⚠ Pin 1 is the top left corner pin on the connector. All of the pins on the left are odd numbered. This may differ from the connector manufacturer's datasheet.

OFF\_BD\_RESET# is an Output  
used to reset all peripherals



Off-Bd SD Card  
uses MMC2 signals

Data Bus  
or DIO

Bus Control

## Boot Strap

Mode 2	TS-4700 Boots from
1	NAND Flash
0	SD Card

BUS\_DIR = MODE2

BUS\_DIR is latched prior to OFF\_BD\_RESET# deassertion


Connect 1.5K ohm resistor between BUS\_DIR and OFF\_BD\_RESET# to set low (Boot from SD card)

If Bus is not needed, all Bus signals can be changed to DIO

Devices connected to this bus must never drive it when BUS\_CS# is deasserted (must be off within 30 nS of deassertion)

Devices must pull the BUS\_WAIT# line low if they need more than 150 nS strobe

The data bus can not have more than 30 pF of off-board capacitive loading  
May need data buffer chip for heavy loads



Ethernet

USB Ports

SPI or DIO

Camera or DIO

Console

CAN

DIO\_15 and DIO\_16 can be CAN\_TXD and CAN\_RXD

MFP\_105 and MFP\_106 can be used as a second I2C bus

MFP\_122 = PWM3

MFP\_104 = PWM4

CN2-54 Codec CLK on the TS-8390

MFP\_51, SPI\_CLK, SPI\_FRM, SPI\_MOSI and SPI\_MISO have FPGA pins in parallel  
\*\* Can use either

A/D

I2C

I2S or DIO

CPU JTAG

Camera or DIO

Serial Ports or DIO

⚠ Any I/O routed to a user accessible connector should have additional ESD protection placed on the carrier board.