



MX515



NAND Flash



In Ref design when ID = Low, then it turns on local 5V to USB_OTG bus


USB_5V_line should have 5V on it anytime OTG device is plugged in either Device supplies 5V or else local 5V turned on

for Code compatibility UART3_RXD needs 10K res. to GND


UART3_TXD is input that turns on system? GPIO1_23

RXD low = Babbage-3


MX515




MX515



DDR2 SDRAM (256 MByte)



MX515 USB PHY




USB3315

HS current drain: 30 mA @ 1.8V
10 mA @ 3.3V


Reset asserted = 20 uA

Rated for -40 to +85 degrees

Micro SD Card Socket



MX515



FPGA with 5000 LUTs

Bank 0 has 20 DIO
 Bank 1 has 6 DIO
 Bank 2 has 18 DIO
 Bank 3 has 4 DIO
 Bank 4 has 8 DIO

3.3V

Bank 5 has 18 DIO
 Bank 6 has 8 DIO
 Bank 7 has 18 DIO

1.8V


FPGA pins can be swapped
 but only pins within
 each Power Rail

Set CONFIG_MODE to NONE
 This allows all pins to be used

XP2-5 has:

- 5K LUTs 2 PLLs
- 9 blocks of 1Kx18 Block RAM
- 12 18x18 Multipliers
- 100 I/O with 144 pin package
- "instant ON" = about 1.5 mS
- input PLL clock = 10 MHz min

Pull-up and pull-down resistors
 are 6 to 30K ohms



PMIC_STBY_REQ, PMIC_ON_REQ,
 and CPU_32KHZ have 1.2V levels
 FPGA must be designed for that


Only FPGA drives CN2

RESET_FPGA
 is not OD !


LED Outputs
 should be OD

PROGRAM#, DONE, and INIT# are
 dedicated configuration pins when
 CFG0 is low. When CFG0 is high
 they are "general purpose I/O"
 Page 4 of TN1141

Page 37 of Data Sheet (Hot Socketing)
 Power Supplies can be sequenced in any order
 but must be monotonic
 All I/O lines are tri-stated during power cycling




FPGA 1.2V Reg.



300 mA max load
 500 mV drop out
 25 uS Turn-on

10/100 Ethernet

MX515



LAN8710 can power sequence in any order, except when using external 1.8V Core power

RXCLK must be biased low to enable internal 1.8V reg.

Not True
NAND pins at 3.3V

1.8V Levels

LED1 = Activity/Link
LED2 = Speed 100 Mbit

LED high voltage is VDD_2A = 3.3V

PHY address = 0

PHY address and modes latched on rising edge of Reset#

Put MX515 in MII mode before deasserting Reset#


Resistor PD on pin 18 is not required per data sheet
But Jesse could not get it to work until we added it

MDIO bus can not be used until 100 uS after Reset# is deasserted
MDCLK max is 2.5 MHz

PMIC



3.3V Power Supply

up to 1500 mA



Coil = LQH44PN3R3

Max. current = 1.7 Amps



when ON, SWBST = 5V
When off = BP-0.3

2.2 uF caps on Trans.
need series 20 milliohm

NSS12100X can handle
250 mW at 70 degrees
with min footprint

In Ref. design, 3.15V_Boot
turns on the SD2_3.3V


Valid BP is 3.0 to 4.65V
But must rise above 3.2V
to turn on properly

Design Guide says:
BP is 3.7 to 4.2V

rising edge on ADTRIG will
start A/D "1" = 1.0 to 3.6V

May need UID if
using USB OTG







Idle state
is high




Power Sequence

VS_RTC	1.2V
VCORE_DIG	1.5V
VCORE	2.775V
SW2	1.225V
SW4	1.8V_DDR
VIOHI	2.775_Boot
VG2EN2	3.15V_Boot
SW1	1.05V
SW3	1.2V_DIG1
VPLL	1.8V_ANA_PLL
VDIG	1.65V
VUSB, VUSB2	


VS_RTC, VCORE_DIG, and VCORE come up together




RTC




Temp Sensor



Boot Strap Bias Resistors



Boot Strap Resistors



DAT_08 = Boot Source
 DAT13 and DAT14 = BT_MEM_CTL
 DAT15 = BT_BUS_WIDTH
 DAT20 and DAT21 = Boot Memory Type

iMX515

U10-E


1.8V_DIG1 and 1.8V_DDR are tied together on Babbage-3

All power pins should have a .1 uF cap nearby

NVCC_I2C has 3.3V max
1.95 to 2.70V is illegal range

All have 3.1V Max.
NVCC_EMI1 thru EMI6
NVCC_PER3
NVCC_PER5
NVCC_PER8 thru PER14
NVCC_IPUx
NVCC_HS4_1
NVCC_HS4_2
NVCC_HS6
NVCC_HS10


All have 3.6V Max.
NVCC_PER15 = SD Card1
NVCC_PER17 = SD Card2
NVCC_NANDx = Flash



ARM Core Rail
nom 0.85V for < 167 MHz
nom. 1.10V for > 167 MHz

Peripheral Supply Rail
1.05V for Low Performance mode
1.225V at High Per. (DDR @ 200 MHz)

PMIC



3.0V to 3.3V max. (60 mA)
Recommended that VDD_Fuse be floated when not writing

Two 100-pin Off-board Connectors


"POWER" pins supply all power to the module
Apply 4.5V to 5.25V to these pins

OFF_BD_RESET# is an Output
used to reset all peripherals

EXT_RESET# is an Input
used to reboot the CPU
Do not drive active high
(use open drain)

⚠ All signals driving DIO on CN1 & CN2 must be powered by the 3.3V on CN2, or remain at 0V until the CN2 3.3V rail is > 3.0V

⚠ Pin 1 is the top left corner pin on the connector. All of the pins on the left are odd numbered. This may differ from the connector manufacturer's datasheet.



Max off-board load on TS_3.2V is 500 mA

Maximum off-board load on 2.775V, 1.8V, 1.2V is 10 mA each

Boot Strap

Mode 2	TS-4800 Boots from
1	NAND Flash
0	SD Card

State of BUS_DIR (Mode 2) is latched prior to OFF_BD_RESET# deasserted

BUS_DIR = MODE2

BUS_DIR has 12K PU resistor

Connect 1.5K ohm resistor between BUS_RD# and OFF_BD_RESET# to set low (Boot from SD card)

Devices must pull the BUS_WAIT# line low if they need more than 150 nS strobe

The data bus can not have more than 30 pF of off-board capacitive loading
May need data buffer chip for heavy loads

⚠ Any I/O routed to a user accessible connector should have additional ESD protection placed on the carrier board.