

TS-7250-V2 Based on Marvell PXA166 or PXA168

Changes for Rev.A to B

Connected PC/104 "B9" (12V pin) to VIN

Connected PC/104 "B3" pin to 5V

Removed FB17

Changed Full-size SD card socket to new OST

Changed BGX50 TVS devices to new NUP4114

Changed M0 to SiLab uC

Added pull-down resistors on IRQ5 thru IRQ7

D6 not populated by default

Did not change to 153 ball eMMC - not tested yet


JP4# now readable on FPGA ball "M6"

PXA166 or PXA168

SMC Bus


Board ID

USB Ports




	MFP_26	MFP_30	MFP_33
TS-7250_V2	0	1	0
TS-7800_V2	1	1	1
TS-xxxx	0	0	0


Requires MFP to be Inputs




I2S




LCD



Control



Camera




U5 = PXA166 Commercial Temp
 or = PXA168 Industrial Temp

DDR3 256Mx16 RAM

4 Gbit RAM chip


512 MB RAM




Technologic Systems	Date June 13, 2015
Title: TS-7250_V2 DDR3 RAM	
Rev: B	Designer
Sheet 2 of 16	

Off-Board Connectors


Dual Host USB Ports



Primary MagJack




Second MagJack




10/100 Ethernet 4-Port Switch

**CPU
MAC**




**Ethernet
MII**

MDI address A4 defaults to "1"



Auto MDIX is supported

Polarity Correction also supported






Technologic Systems		Date June 13, 2015	
Title: TS-7250_V2 Ethernet Switch			
Rev: B	Designer RLM	Sheet 4 of 16	


RS-232 Transceiver

DB-9M

3.3V <-- 5V
Level shifter






COM2 Header




CAN Transceiver

RS-485 Transceiver


RS-422 Receiver




FPGA with 8K LUTs



FPGA Caps



JTAG Header




Jumpers:

- JP1 = User
- JP2 = Console --> DB9
- JP3 = SD Boot
- JP4 = User

If JP4 installed
CPU can not reload FPGA

#4 FPGA 1.2V Reg.



TS-7250


Jumpers:

- JP1 = Boot Serial
- JP2 = Console Enable
- JP3 = Write Enable Flash
- JP4 = Stop @ Redboot
- JP5 = TS_Test
- JP6 = Reserved


Technologic Systems	Date June 13, 2015
Title: TS-7250_V2 FPGA PS, JTAG	
Rev: B	Designer
Sheet 7 of 16	

Power Supplies


#1 3.3V Power Supply up to 1000 mA




#2 1.8V Regulator




#3 CPU Core Supply



#5 CPU USB Power









#4 DDR3 1.5V Reg.




Technologic Systems	Date June 13, 2015
Title: TS-7250_V2 Power Supplies	
Rev: B	Designer
Sheet 8 of 16	

CPU Power

CPU




CPU




CPU PCIe

Not used




Flash Storage


Micro SD Card Socket




SD Card LEDs



eMMC 4GB



Full Size SD Socket



Technologic Systems Date June 13, 2015


Title: TS-7250_V2 SD card, eMMC

Rev: B


Designer

Sheet 10 of 16

RTC Battery




RTC and Temp. Sensor




CPU

Debug UART




EEPROM 1 Kbyte




DIO and LCD Headers

DIO Header



All DIO lines are 5V Tolerant
except SPI outputs (0-3.3V)


LCD Header




LCD Data lines are 5V tolerant

All LCD pins are
bi-directional DIO

4.3V Supply




Red and Green LEDs





USB Device Port and SiLab uC


USB Device Port



Switched Power




DIO pin 1 or SW_DIO can be used for "Wake up"




PC/104 Bus

CN5 has data pins wrong
 Problem fixed in FPGA
 Means data names wrong

PC/104 64-pin Connector



PC/104 40-pin Connector



0 to +30V Input range

or

4-20 mA (3 channels)

Analog Inputs

