Changes made from Rev.B to Rev.C

1) Changed SD card socket due to EOL issue

2) Changed U3 regulator to a higher current version

3) Changed U12 from Exar SP3239 to ST3237EBPR
   This allows the RS-232 ports to run at higher bit rates
Select 16-bit Flash

CS7 and CS6

when CS7 = low

PWR_RST#  =  high

ISA_IRQ7

All GPIO has
PU Resistors

JP6 = Reserved

JP5 = Write Enable Flash

JP4 = Console is COM2

JP3 = Write Enable Flash

JP2 = Console is COM1

JP1 = Boot Serial

JP1 = Reserved

Add 3.3V 150K 1.0% .1 uF 2200 pF 22 nF

Rev: C  Feb. 20, 2016

Title: TS-7260    EP9302 CPU

Technologic Systems    Date:  Feb. 20, 2016
**Te chnologic Sys t e ms**

**Title:**

**Rev:**

**Date:** Feb. 20, 2016

---

**4.5-20V Power In**

**3.3V Power Supply**

**5V Load**

**5V Boost Supply**

**1.8V Power Supply**

**LCD Port**

---

**About 1.2 Amp current limiting**
The XDIO pins can optionally support these signals:

- Pin 1 = COM2 TXD
- Pin 3 = COM2 RXD
- Pin 4 = Aux2 TXD
- Pin 5 = Aux1 RXD
- Pin 6 = Aux2 RXD
- Pin 7 = Aux1 TXD
- Pin 11 = Aux2 TX
- Pin 12 = Aux1 RX
- Pin 13 = Aux1 TX
- Pin 14 = Aux2 RX

All of these pins need the FPGA pull-up resistor turned on except the SD Clock signal and SD Hard Power# signal.

The XDIO pins can optionally support an SD card socket:

- Pin 1 = XDIO_0 SD Data_1
- Pin 3 = XDIO_1 SD Data_0
- Pin 5 = XDIO_2 SD Command
- Pin 7 = XDIO_3 SD Hard Power#
- Pin 9 = XDIO_4 SD Data_2
- Pin 11 = XDIO_5 SD Data_3
- Pin 13 = XDIO_6 SD Clock
- Pin 15 = XDIO_7 SD Percent#
- Pin 14 = XDIO_8 SD Write Proc.

All of these pins need the FPGA pull-up resistor turned on except the SD Clock signal.

**Warning:**

- Flash into RAM after Vcore > 1.5V
- MAX2_570 requires 300 us to copy

**Note:**

- XDIO_DIO9 is always an output
- XDIO_DIO9 also drives COM3_RTS

**Technical Details:**

- TS-7260 FPGA
- JTAG support
- DIO2 Port
- Jumper settings
- SD Write Prot.
- SD Present #
- SD Clock
- SD Hard Power#
- SD Data_0 to SD Data_3
- SD Command
- SD Percent#
- SD Write Proc.
- COM3 TXD
- COM3 RXD
- Aux2 TX
- Aux2 RX
- Aux1 TX
- Aux1 RX
- COM2 TXD
- COM2 RXD
- Aux2 TXD
- Aux2 RXD
- Aux1 TXD
- Aux1 RXD
- Reserved

**Supplementary Information:**

- TS_Te st
- Console Enable
- Write Enable Flash
- Boot Serial
- Reserve

**Additional Notes:**

- Jumper settings and their functions are detailed in the diagram.
- SD-related signals and their interactions with other components are also documented.

**Design Specifications:**

- **Title:** TS-7260 FPGA
- **Designer:** RLM
- **Date:** Feb. 20, 2016
- **Sheet:** 6 of 6