



Jumpers:  
 JP1 = User Jumper  
 JP4 = TS-TEST

Technologic Systems	Date	Sept. 6, 2006
Title: TS-7400	EP9302 CPU	
Rev:	Designer RLM	Sheet 1 of 4


### SDRAM




### NAND Flash




### EEPROM




### Temp Sensor




### SDRAM



### Reg. 5V IN




### Battery-Backed Real Time Clock





Technologic Systems	Date	Sept. 6, 2006
Title: TS-7400 SDRAM, Flash, EEPROM, RTC		
Rev:	Designer	RLM
		Sheet 2 of 4


### 3.3V Regulator



### 1.8V Regulator



### 10/100 Ethernet




Defaults to PHY address 000D1

Right LED (Amber)  
100 Mbit


Left LED (Green)  
Link / Activity

Technologic Systems	Date	Sept. 6, 2006
Title: TS-7400 Ethernet, USB		
Rev:	Designer RLM	Sheet 3 of 4

### SD Card Socket



### 40-Pin Header




### MAX2 current drain

ICore during power up = 40 mA typical  
 ICore idle = 2 mA (no clocks)  
 ICore with 14.7 MHz clocking is 4-6 mA  
 Current for 3.3V is dynamic only  
 (probably 2-5 mA only)

MAX2\_570 requires 300 uS to copy  
 Flash into RAM after Vcore > 1.5V

### JTAG




Jumpers:  
 JP1 = User Jumper  
 JP4 = TS-Test

Logic "0" on "BLAST\_MODE" signal indicates Boot using TS-9440 EEPROM

### 5V Power Supply (2 Amps)

7-28V  
Power In



Technologic Systems	Date	Sept. 6, 2006
Title: TS-7400 Switching Power Supply		
Rev:	Designer	Sheet 5 of 5