



# TS-7552

with 5 USB Ports


## Push Switch



## Reset Latch




## 10/100 Ethernet



Left LED (Green)  
Link / Activity

**Strap Options**


- CLK\_OUT ICE mode (default high)
- SPI\_MOSI Low = Little Indian
- RAM\_CKE High = SPI Boot



# JTAG 26-pin Header

# FPGA with 5000 LUTs

XP2-5 has:  
5K LUTs 2 PLLs  
9 blocks of 1Kx18 Block RAM  
12 18x18 Multipliers  
100 I/O with 144 pin package  
"instant ON" = about 1.5 mS  
input PLL clock = 10 MHz min



Mode 1	Mode 2	Boots from
1	1	NAND Flash
1	0	SD Card
0	1	Off-board Flash
0	0	Off-board Flash

MODE1 and MODE2 states are latched when CPU\_RESET# is deasserted


MODE1 and MODE2 have 4.7K resistor pull-ups on TS-7552

Console always is enabled

Use 680 ohm resistor to GND to set low

## Board ID bits

	Pin 54 (weak PU)	Pin 138 (weak PD)	Pin 71	Pin 37
TS-7500	1	1	1	1
TS-7550	1	1	0	1
WM-7551	0	0	1	1
TS-7552	1	0	1	1
Module # 1	0	0	0	0



LED0 shows both Activity and Link

UN-RESET rising edge, deasserts CPU Reset (Must be careful at start up) It has a PD resistor -- always keep low  
EN\_SD\_POWER should initialize high

During JTAG Flash programming the PROGRAM# pin should be high else it can inhibit Flash --> SRAM  
DONE likewise must be high These do have weak PU resistors


PROGRAM#, DONE, and INIT# are dedicated configuration pins when CFG0 is low. When CFG0 is high they are "general purpose I/O"  
Page 4 of TN1141

Set CONFIG\_MODE to NONE This allows all pins to be used


Pull-up and pull-down resistors are 6 to 30K ohms

Page 37 of Data Sheet (Hot Socketing)  
Power Supplies can be sequenced in any order but must be monotonic  
All I/O lines are tri-stated during power cycling


# Micro SD Card Socket



# 64 Mbyte DDR1 SDRAM



# 512 Mbyte NAND Flash



## DDR RAM Notes



The DDR clock differential pair is the most critical trace on the entire board

The data lines in each byte lane can be swapped on the RAM chip for optimal layout  
Example: D0 and D5 can be swapped, but not D7 and D8


The trace length of each data line (in a single byte lane) and the respective QS and DM signals must be matched to within 2.5 mm

Address and Command signals can be grouped together, but must be isolated from data and M\_DSQ and M\_DM signals (by at least .5 mm)  
Or run them on different layer


# RTC




# 3.3V Power Supply



L6 = LQH44PN3R3  
Max. current = 1.7 Amps




# 1.2V Regulator




Measured 57 mA thru  
1 ohm resistor, with  
FPGA 2K LUTs running

LMV321IDCKR = 15.7 cents

# 2.5V Regulator




# 1.8V Regulator




Measured 420 mA load

Est. 100 mA load


# USB Power Switch




# USB Hub




# USB 3




# USB 2




# USB Device Port



# USB 0



# USB 1




Technologic Systems		Date	Jan. 17, 2010
Title: TS-7552 USB Hub			
Rev:	Designer	Sheet 5 of 7	


## 5V Power Supply (2.6 Amps)

8V-28V



Power In





## Mini PCIe Socket



## USB4 Header




## Force Boot to SD card




Technologic Systems	Date Jan. 17, 2010
Title: TS-7552 7-28V to Reg. 5V Supply	
Rev:	Designer RLM Sheet 6 of 7

## RS-232 Transceiver

5V --> 3.3V  
Level shifter




## RS-485 Driver




COM  
DB9M

## Optional Second RS-485




This chip is not normally populated  
If it is, then CAN must be de-populated

## CAN Transceiver



## Temp Sensor



Technologic Systems	Date Jan. 17, 2010
Title: TS-7552 COM port, CAN, RS-485	
Rev:	Designer RLM Sheet 7 of 7