


MX283/286 ARM9 CPU


UARTs, ADC



Rev.A --> Rev.B



Connected CAN bus to FPGA
CPU changed to MX286

LCD




NAND, PWM JTAG, I2C


Audio SD Card SPI Boot



DDR2 SDRAM (128 or 256 MByte)




10/100 Ethernet




Auto MDIX is supported and
Polarity Correction supported

Technologic Systems	Date May 20, 2014
Title: TS-7600 Ethernet Port	
Rev: B	Designer
Sheet 4 of 9	

FPGA with 5K LUTs




Aux. 3.3V Reg




Boot Strap Bias Res.

Defaults
to SD Card


FPGA can force
SPI Flash Boot



FPGA 1.2V Reg.




GND Test Point




Technologic Systems	Date May 20, 2014
Title: TS-7600 Power Reg. and Boot Straps	
Rev: B	Designer
Sheet 6 of 9	

RTC and Reset Sequencer


Reset Sequencer




Analog Inputs




RTC and Temp. Sensor




FPGA Bypass Caps




Micro SD Card Sockets




SD LEDs



Red/Green LEDs




SPI Boot Flash



64 bytes of OTP


Technologic Systems		Date May 20, 2014	
Title: TS-7600 SD Card			
Rev: B	Designer	Sheet 8 of 9	

44-Pin DIO Header




MODE1 and MODE2 states are latched when CPU_RESET# is deasserted	Logic "0" on MODE2 signal forces Boot from SD card
MODE1 and MODE2 have 4.7K resistor pull-ups on TS-7500	Logic "0" on MODE1 forces Console onto the TXD and RXD lines


26-Pin DIO Header



USB Device Port



USB Host Ports



USB 5V

