


TS-7800-V2 Standard Options



Option 1	TS-7800-V2-DMN1I	Marvell Armada 385 1.33 GHz ARM Cortex A9 1G DDR3 RAM, 4GB eMMC Flash, Temp Sensor, Real Time Clock, Full-Duplex RS-485(-40C to 85C)
Option 2	TS-7800-V2-DMW2I	Marvell Armada 385 1.33 GHz ARM Cortex A9 1G DDR3 RAM and 4GB eMMC Flash, WiFi, Temp Sensor, Real Time Clock, Full-Duplex RS-485(-40C to 85C)
Option 3	TS-7800-V2-DMW3I	Marvell Armada 385 1.33 GHz ARM Cortex A9 1G DDR3 RAM, 4GB eMMC Flash, mPCIe, WiFi, Accelerometer, Temp Sensor, RTC, Full-Duplex RS-485(-40C to 85C)

Optional Components/Features Summary

All Parts are Industrial Temp

WiFi/Bluetooth Option

w/ Chip Antenna

U.FL available on request

Included only on xxWxx Standard Options

ADD: K2 (chip antenna). U37
(alternate: U.FL antenna connector)

CPU Heat Sink

Included on ALL Standard Options

ADD: Alpha Novatech S08CHL0A

Available Accesories

Included on NO Standard Options

TS-781 "8-28V Power daughter board"

Compatable ONLY with xxx1x, xxx2x Standard Option

Accelerometer Option

Included only on xxx3x Standard Option

ADD: U26

mini-PCIe/mSATA Option


Included only on xxx3x Standard Option

ADD: CN44, P1, P2
REMOVE: CN10, HD2


Rev.P2 --> Rev.A Changes:

Added new RTC (U41 = M41T00) on I2C bus
 Add PD on MPP_10 (R57) - this disables clocks on MPP_45 and 46
 Removed D7, connected SYS_RESET# to Silab pin 32
 CN44 (Mini-PCIe) pin 22 needs to use DIO (use CPU_TYPE_1)
 Change "CPU_TYPE_1" to be biased low (R46) to indicate Rev.A
 PTP Ethernet timing will not be supported
 Moved SATA Conn (CN10) away from PC/104 Conn 0.3mm
 Made FPGA_RESET longer = 680 ms


TS-7800-V2 Block Diagram





DDR3 RAM




DDR3 RAM



CPU




CPU JTAG




Tag-Connect


CPU LEDs




CPU SERDES




CPU DIO



3.3V Reg.




DDR3 1.35V Reg.




Technologic Systems	Date Jan. 20, 2018
Title: TS-7800-V2 CPU I/O	
Rev: A	Designer
Sheet 9 of 27	

10/100/1000 Marvell 88E1512 PHY

Gig MagJack




Strapped for PHY
address = 1




Left LED (Green)
Link / Activity

Technologic Systems	Date	Jan. 20, 2018
Title: TS-7800-V2	Ethernet PHY	
Rev: A	Designer	Sheet 12 of 27

Cyclone Transceivers




Accelerometer





Dual Host USB 3.0

USB 3.0 Ports 0 & 1
USB 2.0 Ports 1 & 2

Jumpers




ST Micro RTC



Technologic Systems	Date Jan. 20, 2018
Title: TS-7800-V2	
Rev: A	Designer
Sheet 18 of 27	

FETs provide 5V tolerance


PC/104 64-pin Connector



50 lines directly into FPGA
plus 3 more read only:
(IRQ6, IRQ7 and ISA_32)
ISA_RESET is output only


Warning:
All IRQs and data lines
are 5V tolerant, but
all other signals must
use 3.3V levels
IRQ3 and 4 must be 3.3V levels

MUX #1





Provides 5V Tolerance

PC/104 40-pin Connector




29 lines directly into FPGA (bi-directional)
IRQ11 thru IRQ15 are read only

provides 5V tolerance



DIO Port



SPL_MISO is 5V tolerant
SPL_MOSI, CLK, and Frame
are 3.3V level outputs


DIO_01 thru DIO_15 (odds) are always
open drain outputs, initialized to high
They can be used as inputs

DIO_04 and DIO_08 initialize to inputs
when output, active high-low
They are programmable In or out

All DIO lines are 5V tolerant



provides 5V tolerance

CAN Transceiver




COM1 RS-232 Transceiver

3.3V <-- 5V
Level shifter




COM1 DB9M

RS-232 Transceiver




RS-485 Drivers




COM3 Header

COM2 Header


Full-Size SD Card Socket




eMMC 4G Optionally up to 64GB




SD Card and USB Power Switch




Micro SD Card Socket




eMMC 3.3V switch




WiFi / Bluetooth Radio Module




WiFi 3.6V Regulator




SPI Buffers





5V Power In



Main 5V Power Sw.



Interface to TS-781 Buck Reg. For Optional 8V-28V Power In



Technologic Systems	Date Jan. 20, 2018
Title: TS-7800-V2	
Rev: A	Designer
Sheet 26 of 27	

